Charge pumps are circuits that produce the voltage higher than supply voltage or negative voltage. Today, charge pumps became an integral part of the electronic equipment. The integration of charge pumps directly into the system allows manufacturers to feed a complex system with many specific power requirements from a single source. However, charge pump efficiency is reduced by many phenomena. This paper is focused on the question of efficiency of proposed variant of the charge pump. In this article, the efficiency dependence on a number of stages, output current, clock frequency and MOSFETs sizes was simulated by Eldo. The aim of this study is to determine the MOSFETs sizes and theirs influence to efficiency and the output voltage. Complex optimization of the charge pump circuit will follow in further text.
INTRODUCTION
The Dickson Charge Pump (DCP) [1] belongs to wellknown charge pump architectures. The design equations for this DCP are summarized in [2] . The differential voltage ∆V between nodes n and n+1 is
, (1) where VS is the voltage swing at each node due to capacitive coupling from the clock [2] , VT is the threshold voltage of the diode-connected transfer transistors.
The optimal value of the voltage swing equals to the amplitude of clocks. But the stray capacitance of node reduces voltage [2] swing as follows
where VS is the voltage swing, CT is the transfer capacitance, CS is the stray capacitance, VCLK is the amplitude of clocks.
Since the no-load output voltage applies according to [2] 
where VO is the no-load output voltage, VIN is the input voltage, N is the number of stages, VS is the voltage swing, VT is the threshold voltage.
The equation (3) shows the output voltage in an ideal situation when the pump is not delivering any output load current. The effect of the load current is described by [2] 
where VOUT is output voltage at load, VO is the no-load output voltage, IOUT is the load current (IOUT ≥ 0), RS is the internal resistance of the charge pump.
The internal resistance of the charge pump depends on the number of stages N, transfer capacitance CT, stray capacitance CS and clock frequency f [2] 
The threshold voltage of used transistors has usually the main effect to resulted value of the output voltage. It limits the DCP implementation, especially for supply voltage lower than 1 V. Therefore, sub-volt applications use other architectures of charge pumps [3] , [4] . A change of connection of transfer transistor from diode mode to switching mode [5] , [6] , [7] is generally used principle for threshold effect suppression. Thus the voltage drop between two nodes is not a threshold gate-source voltage but the saturation voltage of channel only.
SUBJECT & METHODS
Proposed variant of the charge pump [8] uses the 2-phase clock. One cell as the basic building block of this charge pump is shown in Fig.1 . The cell contains five transistors (M1 to M5) and transferring capacitor (CT).
This cell is driven by overlapped clock signals according to Fig.2 . Falling edges both clock signals start simultaneously.
In the first phase (CLK1 = VDD, CLK2 = VDD), transistors M1, M3 and M5 are ON. Thus transferring capacitor CT is biased to supply voltage VDD.
In the second phase (CLK1 = GND, CLK2 = GND), transistors M2 and M4 are ON. Thus transistor M2 holds bias transistor M5 in the disconnected state. Transistor M4 connects the transferring capacitor CT between input (output of the previous cell) and output, now. Therefore, the input voltage is increased by a voltage of transferring capacitor from the biased phase.
In the last phase (CLK1 = GND, CLK2 = VDD), all transistors are OFF. Used clock signals have overlapped character as is shown in Fig.2 . Symbols W1 and W2 mark width of pulses both clock signals. PER is the period of both clock signals. The optimal W1, W2 values for the best ratio between the output voltage and resulted efficiency were estimated in the previous contribution [8] as W1 = 24 ns and W2 = 10 ns for PER = 50 ns. 
A. Proposed design algorithm
The design rules for initial basic parameters estimation of proposed charge pump may be summarized to undermentioned steps.
For illustration, we consider these charge pump specifications:
• power supply voltage VDD = 0.7 V, minimal steady-state output voltage VOUT = 4 V, • output load capacitance CL = 300 pF, output current IL = 4 µA, • maximal output voltage ramp-up time tr = 150 µs. 
The W/L of used transistors: The MOSFETs M3 to M5 and MD used for transfer charge should have conductance at least ten times higher than conductance matched to the output current [2] , thus their initial size must be estimated from I-V characteristics [8] . The MOSFETs M1 to M2 may cause losses of charge, but these MOSFETs are used for driving transistor M5 only. Therefore, these transistors may be relatively narrow [8] .
Parameters of used transistors are summarized in Table 1 . Transferring capacitor CT is realized as transistor MCT, its capacity was calculated by derivation of I-V characteristics. MBUFA and MBUFB are transistors from clock buffers. Models nmos_hvt and pmos_hvt correspond to "high voltage" transistors with a relatively high value of VT. Model nmos_na18v corresponds to the native transistor for 1.8 V technology. The estimated area of the chip for the realization of proposed charge pump is listed in Table 2 . where N is the number of stages, ASTAGES is the area for the realization of stages, ABUFDET is the area for realization clock buffers and output detector, ATOTAL is the area for realization proposed charge pump with required number of stages. The technological node corresponds to 100 nm. Note, that area for realization clock buffers and output detector ABUFDET has a constant value over a number of stages N. Namely, individual stages of the charge pump use common clock buffers.
The optimal timing parameters: The optimal timing parameters for clock frequency fCLK = 20 MHz were estimated in previous contribution [8] as W1 = 24 ns and W2 = 10 ns for PER = 50 ns. For other values of frequency, the timing parameters must be proportionally changed according to Table 3 . 
B. Study of clock frequency influence to efficiency and output voltage
The aim of this part of simulations is to determine the influence of clock frequency to efficiency primarily and output voltage secondarily.
Schematic diagram of simulated circuit is shown in Fig.4 . This instance is 6-stage charge pump (N=6). A number of stages (i.e. cells) are changed for other instances only. Clock signals are buffered by strong buffers (inverters). Diode detector based on transistor MD is connected to the last stage. Resistor RL and capacitor CL model resistive and capacitive parts of output load. Proposed charge pump was powered from VDD = 0.7 V and both clock signals had amplitude 0.7 V, too. Symbol IS marks consumed current. The output voltage at the load is marked VOUT. A number of stages N were varied from 1 to 6, clock frequency was set to values 10, 13.3, 20, 27, 40 MHz. Complex analyse for a number of stages varied from 1 to 6 was performed. But in this text, the results for variant N = 6 was chosen. Symbol IL marks resistive part of output current. shows that efficiency increases with increasing value of load current and decreasing value of clock frequency. Increasing the clock frequency leads to increasing power consumption, thus efficiency decreases with increasing clock frequency. While the power consumption for given clock frequency is relatively near a constant value and does not vary with output current. Therefore, efficiency increases with increasing load current. Simulation results are very similar for another number of stages of the charge pump. The situation is summarized in Table 4 . Values of efficiency are relatively low because proposed charge pump works at relatively low value of the power supply voltage (VDD = 0.7 V).
C. MOSFET size influence to efficiency and output voltage
The aim of this part of simulations is to determine the influence of MOSFETs size to the efficiency and output voltage. Thus sizes of all transistors were swept in the second part of simulations. Only one parameter was changed, sizes of other transistors (according to Table 1 .) were left unchanged. Output load was set to constant value RL = 1 MΩ. These simulations were performed for 6-stage charge pump only at clock frequency 20 MHz.
Next, the seven options of simulations were performed to determine the influence of transistor dimensions.
Option 1: width of transistors M4 and M5 was swept from 0.5 µm to 50 µm. The size of these transistors has strong influence to both observed quantities (see Fig.7 .) because these transistors have the main effect to transfer of charge in the first phase (biasing of CT) and the second phase (transferring charge of CT to output). Option 2: width of detector MD was swept from 0.5 µm to 50 µm. The size of the transistor MD has the primarily influence to the efficiency (see Fig.8 .) because this transistor determines the ratio of energy that is transmitted to load to the energy that is consumed from the power supply. Option 3: width of transistor M3 was swept from 0.2 µm to 10 µm. The size of the transistor M3 has the primarily influence to the output voltage (see Fig.9 .), because this transistor has significant effect to transfer of charge in the first phase (biasing of CT).
Option 4, 5: widths of transistors M1 and M2 were swept from 0.2 µm to 10 µm or from 0.2 µm to 20 µm respectively. Increasing widths of these transistors lead to an increase of discharging process effect of the transfer capacitor CT. Hence, transistors M1 and M2 must be narrowed, see Fig.10 . Option 6: width of transistor MCT was swept from 6 µm to 60 µm. The optimal size of the transistor MCT is a compromise between efficiency and output voltage (see Fig.11.) . Influence of variation in the capacity of transfer capacitor CT has a strong effect on the internal resistance of the charge pump (thus this capacity has a strong effect on the output voltage). The optimal value of CT capacity for maximizing efficiency is a more complex question. The main role plays value of CS capacity for low values of CT and increased power supply for high values of CT. This variant isn't plotted because differences of values of efficiency and output voltage were relatively small. These transistors must be narrowed because increased conductance of wide transistor leads to increase switching current of these buffers. Table 1 . and load RL = 1 MΩ.
RESULTS

Results
DISCUSSION
Study of efficiency and the output voltage versus clock frequency and MOSFETs sizing for proposed charge pump was performed. Parameters of MOSFETs and clock scheme were chosen according to a previous study [8] . Analyse was performed by Eldo simulator version 2010.2b. The Eldo is an SPICE-like simulator from Mentor Graphics Corporation.
The first part of simulations demonstrates that the efficiency increases with increasing load current and decreasing clock frequency. However, the dependency of the output voltage has opposite character, because the output voltage increases with decreasing load current and increasing clock frequency.
Results from the second part of simulations imply possibility for optimization efficiency of proposed charge pump. Effect of transistor sizing allows improving the efficiency about ten percent. Dimensions of transistors M4, M5, MD and MCT have the main effect on efficiency, M3 has the important effect on the output voltage. Effect of other transistors has predictable character and we may neglect effect on the size of these transistors. Results from this study can be used for complex optimization study performed in the next period.
The validity of the presented results is limited to pre-layout simulations. Therefore, parasitic effects of higher orders (e.g. interlayer capacitance, metallic interconnection capacitance etc.) are neglected. These parasitic effects can have a significant influence on attainable results.
